When all inputs of a NAND gate are connected | vedclass

Name: Exam Paper Generator | JEE NEET Paper Generator | Vedclass
Brand: Vedclass
Rating: 5 (35 reviews)

Question

(A) $NAND$ gate is defined by the Boolean expression $Y = \overline{A \cdot B}$.If all inputs are connected together,then $A = B = X$.Substituting thi

Vedclass · Accepted Answer

$NOT$ gate

Vedclass · Answer

(A) $NAND$ gate is defined by the Boolean expression $Y = \overline{A \cdot B}$.If all inputs are connected together,then $A = B = X$.Substituting this into the expression,we get $Y = \overline{X \cdot X}$.Since $X \cdot X = X$,the expression simplifies to $Y = \overline{X}$.This is the Boolean expression for a $NOT$ gate.Therefore,connecting all inputs of a $NAND$ gate results in a $NOT$ gate.

When all inputs of a $NAND$ gate are connected together,the resulting circuit is a .......

Similar Questions

The logic circuit shown below has the input waveforms $A$ and $B$ as shown. Pick out the correct output waveform.

For which gate is the output high,if at least one input is low?

Converting the binary number $1011.01$ into decimal gives ....

Identify the logic gates represented by the given circuits $(a)$ and $(b)$ and write their truth tables.

To get an output $1$ from the circuit shown in the figure,the input must be

Vedclass Test Series

Exam Paper Generator

Online Exam Module